Abstract. In this work, a new realization topology of the low-voltage ultra-low-power quadrature oscillator is presented. This quadrature oscillator utilizes only two active elements, namely, Di erential Voltage Current Conveyors (DVCCs), and ve passive ones. All of the elements are grounded, which is recommended for integrated circuit implementation. The DVCC is based on quasi-oating-gate MOS transistor, which is a distinct technique from the conventional one, featuring operation at low-voltage and ultra-low-power conditions; hence, the proposed DVCC works with low supply voltage of 400 mV and consumes power of merely 6.6 W. Thanks to these features, the total power dissipation of the oscillator is only 0.28 mW. The simulation results using 0.18-m TSMC CMOS technology are included in order to prove validity of the design.
Introduction
Evidently, among many parameters of great interests in electronic circuits performance improvement, LowVoltage (LV) Low-Power (LP) ones are probably the rst priority when considering their contribution to prolonging battery life of portable devices. LV LP parameters are indispensable in a myriad of biomedical portable devices and wireless technology, e.g., cellular phones, laptop computers, etc. [1] .
The formidable challenge in LV analog circuit design is the relatively high threshold voltage value of MOSFET transistor (MOST) in comparison with the used supply voltage. Of late, the threshold voltage value has been considered as an obstacle to the input signal that limits the input voltage range of the analog circuits. As a consequence, several design techniques have been proposed to overcome this limitation [2] .
In addition to the conventional low-voltage analog circuit design techniques, the Bulk-Driven (BD), Floating-Gate (FG), and Quasi-Floating-Gate (QFG) are by far the most popular unconventional techniques. These unconventional techniques can be used to avoid complexity of the circuit and achieve attractive results under the LV domain [2] . They have the ability to operate without concern for the threshold voltage. In other words, these techniques make the transistor able to operate with the supply voltage close to its threshold voltage.
Nevertheless, the challenge often encountered in these unconventional techniques is the small transconductance value compared with the conventional gatedriven one. This issue can be translated into many undesirable traits such as poor gain-bandwidth product, low frequency response, and low speed [2] . However, a multitude of circuits can exploit these disadvantages; biomedical, telemetry, real time speech recognition, and other systems are utilizing signals with low frequency response [3] [4] [5] [6] [7] .
Recently, the bulk-driven and the oating-gate techniques have successfully been employed in many LV analog circuit designs [8, 9] . However, there are some limitations and drawbacks to these techniques. With regard to the bulk-driven technique, its bulk transconductance is approximately 2.5 to 5 times lower than the conventional gate transconductance, which results in a lower unity gain frequency and higher input-referred noise; besides, a latch-up may occur, which limits the maximum operating voltage [10] [11] [12] [13] [14] [15] [16] . In respect of the oating-gate technique, it mainly su ers from the increased silicon area, initial charge trapped in the oating gates, and approximately 1.6 to 2 times lower value of the equivalent transconductance than the conventional gate transconductance, resulting in gain-bandwidth product degradation. It is interesting that these limitations and drawbacks could be eliminated by using the alternative QFG technique [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] .
The QFG principle is similar to the FG one with some variations; in case of FG, unlike in QFG, the DC biasing point for the transistor is oating [27] [28] [29] [30] [31] [32] . The non-oating DC biasing point in case of QFG is achieved by connecting the gate of the transistor to a suitable bias voltage via a large-value resistor (R LARGE ), as illustrated in Figure 1(a) . The value of the bias voltage should be chosen so that the MOST is placed in the saturation region.
Obviously, applying the large-value resistor is not easy from the viewpoint of fabrication, since it increases the chip area of the system. However, to avoid the di culty in design, stemming from the large resistor size, a MOST in the cut-o region (diode connected transistor) is used instead of the resistor, as shown in Figure 1 (b) [33] [34] [35] . This very large voltage dependent resistor (diode connected transistor) can take values in the range of hundreds of Giga Ohms.
The equivalent circuit of QFG MOST is given in Figure 1 (c). As shown in [35] , the voltage transfer can be represented by:
(1) where C total is the total capacitance, and is given by:
C total = C in + C GD + C GS + C GB + C 0 GD ; (2) where C GD , C GS , and C GB denote the capacitances from gate to drain, to source, and to bulk, respectively. C 0 GD denotes the capacitances from gate to drain of the M R transistor. The signal at the QFG of the MOST depends on the inputs signal V in with the ratio of C in /C total . Hence, the input signal is attenuated, which potentially enables rail-to-rail input swing [35, 36] .
Based on the above mentioned advantages of the QFG MOST, this paper introduces a new design of DVCC utilizing the QFG technique. The low-voltage supply of 400 mV, ultra-low-power consumption of 6.6 W, acceptable current, and voltage bandwidths of 19 MHz are the major attractive characteristics of the circuit proposed. Furthermore, with the exibility in design trade-o s between LV LP and an acceptable bandwidth, the performance of the proposed DVCC is suitable for many applications, e.g., implantable biomedical devices, where the processing signal possesses low amplitude and frequency in the ranges of millivolt and kilohertz, respectively [3] [4] [5] [6] [7] .
The paper is organized as follows: to comprehend the DVCC principle and its non-ideal model, Sections 2 and 3 are presented. The QFG DVCC is employed in the design of a high-performance quadrature oscillator, which is given in Sections 4 and 5. At the end of the paper, the conclusion is provided.
The proposed QFG-DVCC realization
The Di erential Voltage Current Conveyor (DVCC) is a powerful current-mode building block with the bene t of providing a multitude of interesting applications, e.g., in lters, oscillators, current-mode integrators, current-mode di erentiators, instrumentation ampli ers, [37] [38] [39] [40] [41] [42] [43] . The ideal DVCC is de ned by the following hybrid matrix: 
The novel DVCC based on QFG MOSTs is presented in Figure 2 . The proposed structure is composed of input, second, and output stages. 11 , and M 11c . The proposed circuit is enhanced by using cascode structures M 12 M 12c and M 13 M 13c , rather than the simple one, to obtain an accurate copy of the input current and higher output impedance desirable for easy cascading; these transistors form the output stage of the proposed DVCC. The small Miller compensation network with C C of 0.01 pF is employed for stability and for ensuring a good transient response with 10 pF load capacitance. The optimal transistor aspect ratios are given in Table 1 .
It is observable in Figure 1 (c) that the input of the QFG is connected in a high-pass lter con guration with cut-o frequency equal to: 6/1 M R1 -M R4 , M R01 -M R04 5/1 Cc = 0:01 pF, Cin1; Cin2; Cin01; Cin02 =0:2 pF, I bias = 1A where C total is the total capacitance (Eq. (2)). To attain low cut-o frequency in the milli-hertz range, one should use a substantially large resistance value and moderately small capacitance. As a consequence, the lter will not a ect the circuit performance working in higher frequencies (higher than the mHz range) [36] .
However, to keep proper behavior of the DVCC, i.e., to also process the dc voltage, reverse-biased diode connected transistors M R3 , M R4 , M R03 , and M R04 are connected in parallel to the input capacitors C in1 , C in2 , C in01 , and C in02 , respectively. These connections create uncompensated voltage dividers. However, this e ect, thanks to the internal feedback from the output of the second stage to X terminal, is suppressed [44] .
It is worth mentioning that for some DVCC applications, there is a need to have both polarities of output current I Z or multiple outputs I Z+ and/or I Z . This could be achieved by simply using current mirrors technique to copy and/or invert polarity of the output current I Z without a ecting the performance of X, Y 1, Y 2, and Z terminals. This is the case for our proposed application example as a quadrature oscillator.
To nalize the veri cation of the proposed DVCC, all the required simulations are demonstrated in this part using 0.18-m TSMC CMOS technology with the spice model shown in Figure 3 . Figure 4 depicts the frequency dependence of parasitic impedance for X and Z terminals. The parasitic impedance for X and Z terminals is apparently low and high, respectively. More speci cally, the impedance value at low frequency is 31 dB at X input terminal, and the value of the output impedance at Z terminal is 135 dB; consequently, the high output impedance of Z terminal o ers a solution to overcome the loading e ect issue without the need for an additional bu er. Figure 6 depicts the DC curves of I X versus I Z and related current errors I = I Z I X for various temperatures of 0, 27, and 60 C; it is evident that for the input current range of -50 to 50 A, the current errors are negligible. Table 2 sums up the key design characteristics of the proposed QFG-DVCC circuit and the comparison with some other recently published works. It is notable that the proposed QFG-DVCC can be boastful of its attractive performances, especially the low supply voltage of 400 mV and the ultra-low-power consumption of 6.6 W, which are the primary aim of this design.
Non-ideal analysis of DVCC
Transistors mismatch, channel length modulation effect, and parasitic capacitances lead to di erence between the ideal DVCC and the real one; the parasitic impedance of DVCC and the non-ideal gain e ect adversely a ect the circuit behavior and may pose deviations in the circuit characteristics. However, these e ects could be minimized and unnoticeable when proper circuit design, layout design rules, and connection of the external passive elements with DVCC are applied. One of the suitable connections to absorb parasitic capacitances is that of grounded capacitors at Y and Z terminals, as a result of which a parallel connection of the low value of the parasitic capacitance with the external grounded capacitor is obtained. In the same way, the parasitic resistances at X termi- nal can be absorbed by a serial connection of this small parasitic resistance with the external grounded one [42] . Owing to these reasons, the block diagram of DVCC and its non-ideal model are studied and shown in Figure 9 . The non-ideal model of DVCC consists of an ideal DVCC in addition to current (CF), Voltage Follower (VF), and the parasitic impedances of DVCC terminals. The parasitic impedances to each of the Y 1, Y 2, and Z terminals obtain a parallel combination of parasitic resistance and capacitance, whereas at X terminal, a serial combination of parasitic resistance and inductance in parallel to parasitic capacitance appears; the value of this parasitic capacitance is usually omitted as it a ects response at a very high frequency. However, the values of these parasitic components could be easily calculated as in [21] .
Ideally, the X terminal exhibits zero resistance, while the Y and Z terminals exhibit in nite resistance; practically, these resistances assume the nite value depending upon the internally used device parameters of the related active element [21, 37] . However, the real QFG-DVCC can be characterized by the following hybrid matrix:
The voltage and current transfers of the DVCC are given by 1 (s), 2 (s), and (s), respectively: 1:
The impedance of the Y 1 and Y 2 terminals of the proposed QFG-DVCC is very high, because the quasioating-gate of the MOS transistor is used as the input to the ampli er stage. The resistance of the remaining terminal X is as follows:
Finally, the low-frequency resistance of the Z terminal can be expressed as: 
In Eqs. (9)- (15), g m and g mb denote the gate and bulk transconductances of MOST, g m;QF G denotes the transconductance of QFG-MOST, and g o is the output conductance of the MOST.
Quadrature oscillator as an example of application
As an application example of the novel QFG DVCC with low voltage and ultra-low power, a quadrature Figure 10 . The proposed oscillator using two DVCCs.
oscillator using two active elements has been designed. Note that one of the rst current-mode quadrature oscillators based on DVCC was presented in [45] . Quadrature sinusoidal oscillators are important circuits for various communication applications, wherein there is a requirement for multiple sinusoids that are 900 phase shifted, e.g., in quadrature mixers and singlesideband modulators or for measurement purposes in the vector generator or selective voltmeters [46, 47] . Therefore, quadrature oscillators are widely used in many communications, signal processing, and instrumentation systems [48, 49] . The proposed structure is shown in Figure 10 and it can be seen that all passive elements are grounded, which make the circuit interesting for integrated implementation.
A routine analysis of the oscillator yields the following Characteristic Equation ( 
From Relations (17) and (18), it is evident that the condition of oscillation can be controlled by R 3 without a ecting the oscillation frequency. Similarly, by varying the value of the resistor R 2 , only the oscillation frequency is a ected.
The relationship between the output currents can be given as:
where:
ensuring that output currents I O1 and I O2 are quadrature (the phase di erence = 90 ) and have equal amplitudes for k = 1.
Non-ideal analysis and sensitivity study
In this section, the non-idealities of the QFG DVCC shown in Eq. (5) and their in uences on the proposed quadrature oscillator are studied. Assuming the nonideal behavior of the active elements (non-unity voltage and current gains) and excluding parasitic resistances and capacitances, the characteristic equation, condition of oscillation, and frequency of oscillation change to:
CE : s 2 C 1 C 2 R 1 R 2 + 01 02 021 sC 1 (R 1 011 R 3 )
+ 01 02 012 021 = 0;
CO : R 1 011 R 3 ;
F O : f 0 = 1 2 r 01 02 012 021
and the a ected relation between the output currents is:
I O1 = jk 0 I O2 ; where k 0 = 1 02 021
which means that the oscillator is still quadrature. In Relations (21)- (23), it can be seen that the non-ideal behavior of the active elements a ects both the condition and the frequency of oscillation; however, since the value of the resistor R 3 is always signi cantly higher than that of the resistor R 1 , there is no problem in ful lling the CO.
A sensitivity study forms an important index of the performance of any active network. The formal de nition of sensitivity is as follows:
where F and x represent the frequency of oscillation f 0 and any of the passive elements (C 1 , C 2 , R 1 , R 2 ) or active parameters 0ij , 0ij ). Using the above de nition, the active and passive sensitivities of the proposed circuit are given as: S f 0 01 ; 02 ; 012 ; 021 ;C 1 ;C 2 ;R 1 ;R 2 = 0:5:
Eq. (26) indicates that all the f 0 passive and active sensitivities are 0.5 in absolute value; hence, the circuit exhibits an attractive sensitivity performance. For a complete analysis of the circuit, it is also important to take the main parasitic impedances and capacitances of the QFG DVCC into account. The proposed oscillator with the parasitic elements is shown in Figure 11 . An analysis shows the dominant e ect of the following parasitics:
The non-zero input parasitic resistances R x1 and Figure 11 . The proposed oscillator including the parasitic elements of the DVCC.
R x2 appearing at X terminals of DVCCs, where R x2 can be absorbed in the external resistor R 2 , which is in serial with it; The parasitic resistance R ijp appearing between the high output impedance terminal Z j (where j = 1, 2, 3, 4) of the ith DVCC and ground. Excluding R 21p , parasitic resistances are in parallel combination with those appearing at high input impedance terminal Y ik (where k = 1, 2), which are as follows: R 11p =R y21 jjR z11 ; R 22p = R y12 jjR z22 and R 23p = R y11 jjR z23 :
Similarly, the parasitic capacitance C ijp appears between the high output impedance terminal Z j and ground. The parasitic capacitances C 22p and C 11p are absorbed into external capacitors C 1 and C 2 , respectively, as they appear in parallel with them, where C 22p = C y12 + C z22 and C 11p = C y21 + C z11 . In addition, the parasitic capacitances at high impedance terminals C y11 and C z23 are in shunt labeled as C 23p in Figure 12 .
The e ects of these parasitics can be alleviated by considering the external capacitors C 1 and C 2 >> C ijp ; external resistors R 1 , R 3 << R 21p , and R 23p ; and the operating frequency ! 0 > max [1/R 22p 
Considering the aforementioned parasitic e ects, excluding parasitic resistances, and assuming that the current and voltage gains of active elements used are unities 0ij = 1, 0i1 = 1, and 0i2 = 1), the ideal characteristic equation in Eq. (16) turns into: CE : s 3 C 1 0 C 2 0 C 3p R 1 R 2 R 3 + s 2 R 1 C 1 0 C 2 0 R 2 + C 3p R 3 C 4p R 3 + C 3p C 4p R 3 + s C 1 0 (R 1 R 3 ) + C 3p R 3 + C 4p R 1 + 1 = 0; (27) and the CO and FO in Relations (17) and (18) 
where C 0 1 = C 1 + C 22p and C 0 2 = C 2 + C 11p . It is found that the parasitics a ect both the condition and the frequency of oscillation. However, these deviations are very small and can be ignored, since the value of external capacitors is much greater than C ijp , the value of external resistors used is much lower than R ijp , and the proposed oscillator operating frequency is much lower than the operating frequency of parasitics.
Simulation
In order to verify the workability of the oscillator designed, it has been simulated using SPICE. To the CMOS structure of the current conveyor in Figure 2 , additional Z-terminals are added to create the required feedbacks in the oscillator circuit as shown in Figure 10 . The values of the passive elements are set as follows:
C 1 = C 2 = 22 nF; R 1 = 1:43 k ; R 3 = 2:00 k :
The resistor R 2 is used to control the frequency of Figure 13 . The variation of THD with the generated frequency.
oscillation and in simulations, it varies in the range of 0.8 k to 5 k .
Comparison of the theoretical value of the generated frequency with those given by simulations is shown in Figure 12 .
The variation of the total harmonic distortion of the output currents I O1 and I O2 is shown in Figure 13 . If the generated frequency is low, the required value of resistor R 2 needs to be high (see Figure 13 ) and it comes to voltage saturations of the current conveyor DVCC2. For high frequencies, the value of the resistor R 2 needs to be low (see Figure 13) and it comes to current limitations of the current conveyor DVCC 2 . In both cases, the value of THD rises ( Figure 13) .
To complete the simulations, for R 2 = 1.43 k (i.e., f teor = 5.06 kHz), the steady state of the generated currents is given in Figure 14 . The corresponding spectrum of these signals is shown in Figure 15 . The real value of the generated signal is 5 kHz with THD of 1.33% and 0.96% for the currents I O1 and I O2 , respectively. The Monte Carlo mismatch analysis (50 runs) of the corresponding spectra of the oscillator output currents I O1 and I O2 is shown in Figure 16 and it con rms the low circuit sensitivity to transistor mismatches.
The quadrature relationship between the generated waveforms has been veri ed using Lissagous gure and shown in Figure 17 . The total power dissipation of the oscillator is 0.28 mW.
Conclusion
This paper deals with DVCC active element based on QFG technique. The proposed DVCC circuit can be used in various applications with attractive features, e.g., low-input impedance and high-output impedance, and it leads to superior properties in terms of cascading over other counterparts. Besides, lowvoltage and ultra-low-power properties were achieved with sustaining optimum circuit performance. At the end, the richness of the oscillator possibilities inherent 
